

100




Fig. 1A




Fig. 1B




Fig. 2




Fig. 3

400




Fig. 4

FIG. 4 is a block diagram of a system 400 according to one embodiment of the present invention. The system 400 includes a protocol processor 420, an optical receiver 405, an optical transmitter 410, an optical transmitter 411, a broadcast unit 435, an optical receiver 406, a selector 436, memory 460, a CPU 470, a transceiver 480, a transformer 485, and a switch 490. The protocol processor 420 is connected to the optical receiver 405, the optical transmitter 410, the optical transmitter 411, the broadcast unit 435, the optical receiver 406, the selector 436, the memory 460, and the CPU 470. The CPU 470 is connected to the transceiver 480. The transceiver 480 is connected to the transformer 485. The transformer 485 is connected to the switch 490. The switch 490 has two output ports. A central line 445 represents a system bus connecting the protocol processor 420, the memory 460, and the CPU 470.




Fig. 5




Fig. 6




Fig. 7




Fig. 8

SONET Frame
900

A1 902	A2 904	J0/Z0 906	Payload Bytes 990	
B1 910	E1 912	F1 914	Payload Bytes 991	
D1 920	D2 922	D3 924	Payload Bytes 992	
H1 930	H2 932	H3 934	H4 936	Payload Bytes 993
B2 940	K1 942	K2 944	Payload Bytes 994	
D4 950	D5 951	D6 952	Payload Bytes 995	
D7 953	D8 954	D9 955	Payload Bytes 996	
D10 956	D11 957	D12 958	Payload Bytes 997	
S1/Z1 970	M1/Z2 972	E2 974	Payload Bytes 998	

Fig. 9
(Prior Art)




Fig. 10

FIG. 11 is a block diagram of a frame parity generation circuit 1100. The circuit 1100 includes a parity function unit 1125, a parity calculation unit 1130, a parity accumulation storage unit 1135, a frame parity storage unit 1145, and a frame parity generation unit 1150. The circuit 1100 is connected to a current frame signal 1105, a clock signal 1120, a framing and control unit 1175, a position detector 1170, and a frame assembly unit 1155. The circuit 1100 generates an output frame signal 1165.




Fig. 11




Fig. 12




Fig. 13




Fig. 14